Blue Pearl Software will be at Design, Automation, and Test in Europe ( DATE) conference in Dresden, Germany, March 13-15, 2012, booth #3 and at Synopsys User Group ( SNUG) Designer Community Expo, Santa Clara Convention Center, Santa Clara, California, March 26, 2012, open to all registered attendees of SNUG Silicon Valley.
Blue Pearl Software Suite's connection to Synplify Pro software improves interoperability with Synopsys' leading synthesis flow and makes it easier for FPGA designers to add Blue Pearl Software's automatic Synopsys Design Constraints (SDC) generation to their flow. It offers users improved constraint analysis and a solution that minimizes design risks.
"Our collaboration with Synopsys resulted in an optimized flow that works with Synplify Pro FPGA synthesis software," said Shakeel Jeeawoody, director of product marketing at Blue Pearl. "VHDL and SystemVerilog designers are now able to automatically generate an exhaustive set of constraints that address false and multi-cycle paths and that work with Synopsys' leading synthesis flow."
Blue Pearl Software Suite offers comprehensive RTL analysis, clock-domain crossing (CDC) checks, and automatic Synopsys Design Constraints (SDC) generation for FPGA, ASIC and SOC designs. Its visualization and validation technology gives users immediate feedback for validating automatically generated pre-synthesis longest paths and SDC timing constraints.
Last month, Blue Pearl Software announced Release 6.0 of its Blue Pearl Software Suite with capabilities that support FPGA designers.
To Learn More
FPGA designers can learn more by visiting
http://www.bluepearlsoftware.com/fpga/, signing up for a
hands-on workshops or
software evaluation.
Price and Availability
The
Blue Pearl Software Suite for FPGA design with Synplify Pro is available now. Please contact
Email Contact to arrange a demo, or for pricing and upgrade information.
About Blue Pearl Software
Blue Pearl Software, Inc. provides next generation EDA software that uses new and innovative technology to reduce design flow iterations and increase designer productivity early in the digital design flow.
Blue Pearl Software Suite checks RTL designs for functional errors and automatically generates comprehensive and accurate Synopsys Design Constraints (SDC) to improve quality of results (QoR) and reduce FPGA and ASIC design risks.
Visit Blue Pearl Software at http://www.bluepearlsoftware.com.
Acronyms
ASIC: Application Specific Integrated Circuit
CDC: Clock Domain Crossing
EDA: Electronic Design Automation
FPGA: Field Programmable Gate Array
RTL: Register Transfer Level
SDC: Synopsis Design Constraints
SOC: System on Chip
All trademarks are property of their respective owners.
Add to Digg Bookmark with del.icio.us Add to Newsvine
Press Contact: Georgia Marszalek ValleyPR, LLC for Blue Pearl Software +1-650.345.7477 Email Contact
