Software Porting to Tensilica-based Multicore SOC Designs Now Aided by PolyCore Software's Poly-Platform™

BURLINGAME, Calif. and SANTA CLARA, Calif., Dec. 22, 2011 — (PRNewswire) — PolyCore Software, Inc. (PSI) and Tensilica®, Inc. today announced a partnership to make it easier and faster for developers to port their software to, or design software for, integrated circuits with multiple Tensilica dataplane processors (DPUs). PSI's Poly-Platform™ toolset now comprehends Tensilica's entire DPU family, which ranges from small footprint controllers to the industry's highest-performance DSP (digital signal processor) IP core, with many variations in between.

PSI's Poly-Platform facilitates seamless scalability from single core to multicore architectures, enabling designers to take full advantage of sophisticated compute engines, accelerators and custom configurations. Using a friendly GUI (graphical user interface), the topology can be diagrammed and defined as a map that helps streamline the process of building and running the application. This efficient process significantly cuts development time and lets developers optimize application performance. Several scenarios can be tested in a short period of time.

Chip designers increasingly use multiple Tensilica DPUs in their design, each DPU optimized for a particular function in the data path, such as audio, baseband DSP, security, image processing, or more. Tensilica's DPUs are easily optimized for these compute-intensive applications.

"PolyCore Software's Poly-Platform speeds the process of mapping application software to multiple Tensilica DPUs," stated Steve Roddy, Tensilica's vice president of marketing and business development. "Ideally, during the design the software and hardware teams can use tools like Poly-Platform with our own processor design tools to make the best hardware/software tradeoffs. But even after the chip is made, the software team can greatly benefit from using Poly-Platform for the most efficient mapping of their software to our cores."

"Many semiconductor companies and OEMs have incorporated one or multiple Tensilica DPUs in their SOCs," said Sven Brehmer, president and CEO, PolyCore Software. "Our software gives developers the freedom from programming directly to the hardware interfaces, allowing them to quickly deploy their code on the various IP cores in that chip."

About Tensilica

Tensilica, Inc. is the leader in dataplane processor IP cores (DPUs). Dataplane processors (DPUs) combine the best capabilities of DSPs and CPUs while delivering 10 to 100x the performance because they can be optimized using Tensilica's automated design tools to meet specific and demanding signal processing performance targets. Tensilica's DPUs power SOC designs at system OEMs and seven out of the top 10 semiconductor companies for designs in mobile wireless, telecom and network infrastructure, computing and storage, and home and auto entertainment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.

About PolyCore Software

PolyCore Software, Inc., provides development tools and run-time solutions to simplify application development and improve development productivity for multicore, multi-processor architectures. Improvements in time to market, development costs and risks are achieved through software reuse, ease of use development tools, and the generation of optimized run time program elements. Design for today's architectures and run on tomorrow's architectures. For more information, please visit www.polycoresoftware.com.

Trademarks

All product or service names mentioned herein are the trademarks of their respective owners.

SOURCE PolyCore Software, Inc.

Contact:
PolyCore Software, Inc.
Tensilica, Inc.
Martina Brehmer, Director of Marketing, PolyCore Software, Inc.
Phone: +1-650-504-0240
Email Contact
Paula Jones, Director of Corporate Communications, Tensilica, Inc.
Phone: +1-408-327-7343
Email Contact
Web: http://www.polycoresoftware.com

Featured Video
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
Phil Kaufman Award Ceremony and Banquet to be held November 6 at Hayes Mansion at Hayes Mansion 200 Edenvale Ave San Jose CA - Nov 6, 2024
SEMICON Europa 2024 at Messe München München Germany - Nov 12 - 15, 2024
DVCon Europe 2023 at Holiday Inn Munich – City Centre Munich Germany - Nov 14 - 15, 2024
SEMI MEMS & Imaging Sensors Summit, at International Conference Center Munich Germany - Nov 14, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise