All Categories : Technical Presentations Bookmark and Share

Title : SEICA shows how VIVA extend test coverage of complex boards with DiaTem JTAG tool
Company : TEMENTO Systems
Date : 06-Sep-2011
Rating :
Downloads : 3

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

For a long time ATE companies deliver high quality ICT, Functional and Flying probe Testers. Today’s Electronic trends towards higher density and speed has pushed electronic board testers into an accessibility bottleneck which affects peculiarly the Bed of Nails (BoN). It led ATE companies to allow add-on JTAG testers, using Boundary Scan technique, to restore the declining test coverage. A seamless integration of both technologies is mandatory to make full use of Boundary Scan promise. While Marketers and analysts predict a symbiotic future, SEICA and TEMENTO SYSTEMS demonstrate an efficient integration TODAY.
User Reviews More Reviews Review This File
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
ESD Alliance Member Companies at DAC
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Hardware Engineer IV – CA for Ampex Data Systems Corporation at Hayward, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Upcoming Events
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024
Flash Memory 2024 Conference & Expo FMS2024 at Santa Clara Convention Center Santa Clara CA - Aug 6 - 8, 2024
SEMICON Taiwan 2024 at Taipei Nangang Exhibition Center Taipei Taiwan - Sep 4 - 6, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise