IC designers responsible for the physical implementation of the design face a huge problem of design
sign-off analysis. Today, they need to use different tools to verify the various design aspects, such as
timing, power, voltage drops, and chip temperature. The problem is that each of these analyses needs
the results of all the other analyses. Therefore, typically, these tools are run sequentially in a flow, so
that the results of one tool can feed the next tool.
You are reviewing the
Download.
Your machine is locate at 3.15.10.104.
