|
This paper addresses analog/RF IC verification. We present significant improvements for statistical analysis at a very early stage in the design phase. First a new IC performances black-box modelling approach is presented, and then illustrated with application on different 65nm IP designs and validated with comparison of mathematical models to spice simulations. Finally, a model-based statistical analysis is presented.
|
|
|||||||||||||||||
|
|
||||||||||||||||||
|
||||||||||||||||||
