All Categories : Technical Papers : White Papers Bookmark and Share

Title : Efficient model-based analog IC variation-aware sizing
Company : InfiniScale®
Date : 26-Aug-2011
Rating :

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

From a given technological node to the next, parameter dispersion (due to process variations) and optical distortions (from layout to lithography) are strongly increasing. These phenomena, together with the ever increasing IC complexity, are impacting on yield and reliability. A methodology has to be defined to improve them for a nanometer scale process. To achieve that, an efficient prediction and monitoring of the IC performances has to be performed.  
User Reviews More Reviews Review This File
Featured Video
Editorial
More Editorial  
Jobs
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Upcoming Events
ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
Design, Automation & Test in Europe - DATE 2025 at Palais des congrès de Lyon Lyon France - Mar 31 - 2, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise