All Categories : Technical Papers Bookmark and Share

Title : STIL Verifier: Post-Silicon Functional Test Automation within Cadence Incisive
Company : Globetech Solutions
Date : 26-Jul-2011
Rating :
Downloads : 3

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Earlier this year, Globetech Solutions announced STIL Verifier, the industry’s fastest route from functional verification to functional silicon test and debug. STIL Verifier aims at extending verification capabilities into the post-silicon validation domain. Its goal is also to leverage verification environment constructs, process data, and design knowledge to increase effectiveness and reduce cost during debug, validation, and volume test of semiconductor devices.
User Reviews More Reviews Review This File
Looking at STIL - stevebr - Report As Inappropriate
Featured Video
Editorial
More Editorial  
Jobs
CAD Engineer for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Upcoming Events
ESD Alliance "Savage on Security” Webinar at United States - Jan 23, 2025
SEMICON Korea 2025 at Hall A, B, C, D, E, GrandBallroom, PLATZ, COEX, Seoul Korea (South) - Feb 19 - 21, 2025
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025
Design, Automation & Test in Europe - DATE 2025 at Palais des congrès de Lyon Lyon France - Mar 31 - 2, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise