All Categories : Technical Papers : AC/DC Electromagnetics Bookmark and Share

Title : Validation of Space Charge Laminar Flow in Diodes
Company : Comsol
Date : 08-May-2013
Rating :
Downloads : 3

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Featured Paper by M. Cavenago

The well known Pierce design of electron and ion diodes is the base of particle source extraction systems [1,2]. It was heavily studied up to 1960 with analog computing and it now offers us a known case against which to compare the precision of fluid and particle tracing codes. The ideal model assumes zero particle kinetic energy at cathode emission, which is well matched in many sources: the extraction voltage is typically 20 kV, the emitter or plasma temperature below 0.5 eV, to which (in the case of plasma) we can add a small speed perpendicular to plasma surface equivalent to a kinetic energy of about 2 eV. Anyway, in the discretization of ideal model, we have to introduce a thin strip between the ideal cathode position where the ruling nonlinear Partial Differential Equation (nPDE) is singular and the simulated cathode position. In the construction of the COMSOL Multiphysics representation of the fluid model we can input not only the precise geometrical information on electrode size, but also the correctly defined mesh size and starting kinetic energy (all this information must be consistent). The expected and calculated exit radius of test particles agrees better than 4 digit precision (5 digits for most particles). The effect of small perturbations due to non uniform cathode emission current, of practical interest in many ion sources, can be so compared with a validated tool, which is important, since we know that this effect is small. The effect of the small emitter temperature is discussed with particle tracing models. Finally, the effect of anode lens aperture is computed (and compared to calculation), trying to determine aberrations due to finite aperture radius.
User Reviews More Reviews Review This File
Featured Video
Jobs
CAD Engineer for Nvidia at Santa Clara, California
GPU Design Verification Engineer for AMD at Santa Clara, California
Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California
Sr. Silicon Design Engineer for AMD at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Japan 2024 at Tokyo Big Sight Tokyo Japan - Dec 11 - 13, 2024
PDF Solutions AI Executive Conference at St. Regis Hotel San Francisco - Dec 12, 2024
DVCon U.S. 2025 at United States - Feb 24 - 27, 2025



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise