As System-on-Chip (SoC) designs grow more complex they demand a higher-level of abstraction to functionally verify all modes of operation. The main focus of Accelera’s SCE-MI Co-Emulation Modeling Interface is to avoid communication bottlenecks when interfacing software models to current hardware emulation platforms during SoC verification. This allows the system to be modeled realizing its full performance potential. In this white paper, we will be discussing the Macro-based SCE-MI interface which utilizes synthesizable RTL macros which provide connection points between transactors and SCE-MI infrastructure.
You are reviewing the
Download.
Your machine is locate at 18.218.119.28.