|
By default, a STA tool performs timing calculations based on single clock cycle behavior. There are cases, due to existence of slow logic between flops inside the ASIC/FPGA, where multi clock cycle behavior is required. The best way to explain multicycle behavior is by comparing it against single clock cycle behavior.
|
|
||||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||
