Calista Redmond, CEO RISC-V

Stephen DiFranco, Head of Marketing Rapidus

John Ferguson, Product Management Director Siemens

EDACafe Editorial by Sanjay Gangal AI-Powered Chip Design: How ChipAgents is Redefining the Semiconductor Landscape

EDACafe Editorial by Sanjay Gangal Rise Design Automation Unveils Generative AI Solution to Transform Semiconductor Design

The Dominion of Design by Sanjay Gangal Silicon Reimagined: The Next Era of AI Computing

Guest Blogger by Sanjay Gangal AI Factories Are Reshaping the Future of Chip Design, Verification, and Optimization

Siemens EDA by Sanjay Gangal A shift-left strategy to tackle the complexities of power domain leakage in IC design

Sr. Silicon Design Engineer for AMD at Santa Clara, California

Senior Firmware Architect - Server Manageability for Nvidia at Santa Clara, California

CAD Engineer for Nvidia at Santa Clara, California

GPU Design Verification Engineer for AMD at Santa Clara, California

Senior Platform Software Engineer, AI Server - GPU for Nvidia at Santa Clara, California

Design, Automation & Test in Europe - DATE 2025 at Palais des congrès de Lyon Lyon France - Mar 31 - 2, 2025

DATE 2025 - Design, Automation and Test in Europe Conference at France - Mar 31 - 2, 2025

SEMIEXPO Heartland 2025 at Indiana Convention Center 100 S. Capitol Ave. Indianapolis IN - Apr 1 - 2, 2025

SEMIEXPO Heartland 2025 at Indiana Convention Center 100 S. Capitol Ave. Indianapolis IN - Apr 1 - 2, 2025