Login
 IP's Search 
 
 
PortabilityShow All
Only
Only
Only
Only
Only
Only
TypeShow All
Only
Only
Only
Only
Only
CategoriesShow All
CompaniesShow All
 Search Result 
« Prev | First…7 8 9 10 11 12 13 14 15 16 17 …27 35…Last | Next »
Displaying 1101-1200/4193

M16550A-B1 Enhanced UART w/FIFO; 346/1536 macrocells, 3/12 channel memory blocks and 43/294 unidirectional I/O ports of CY39100V676-200MBC CPLD device utilized,
M16C450D1 UART; 434 Logic Cells and 41 I/Os of 20K400EFC672 PLD device utilized, 111 MHz post layout performance
M16X50-A1 Enhanced UART; 43 unidirectional I/O ports, 16-byte Rx and Tx FIFOs, 56.8% utilization of an A54SX32A FPGA, 639 S modules, 997 C modules, 25 MHz post
M16X50-B1 Enhanced UART; Choice of 16, 32, 64 of 128 byte FIFO, 403, 411, 419 or 427/1536 macrocells used depending upon FIFO size, 3/12 channel memory blocks a
M8051WARP-A1 8-bit Microcontroller; 227 unidirectional I/O ports, 73.7% utilization of an A54SX32A FPGA, 459 S modules, 1666 C modules, 40 MHz post layout perfo
M82365SL-A1 PCMCIA PC Host Interface; 161 unidirectional I/O ports, 65.9% utilization of A54SX72A FPGA, 883 S modules, 3095 C modules, Post layout performance i
M82371IDED1 IDE Controller ATA-4; 7173 Logic Cells and 245 I/Os of 20K400EFC672 PLD device utilized, 38.5 MHz post layout performance
M8237A-B1 4-Channel DMA Controller; 618/1536 macrocells and 68/294 unidirectional I/O ports of CY39100V676-200MBC CPLD device utilized, 43 MHz post layout perfo
M8259A-A1 8 Channel Programmable Interrupt Controller; 41 unidirectional I/O ports, 37.4% utilization of A42MX16BQ100 FPGA, 105 S modules, 465 C modules, 6 MHz
Many-core processor subsystem IP-on-FPGA
Features
Master I3C bus controller with FIFO
DI3CM-FIFO
Features
Master/Slave Octal SPI Controller
SPI-MS
Features
Mathematically Lossless JPEG 2000 Encoders & Decoders
Features
MB-OFDM UWB PHY: Baseband Processor (BBP)
Features
MC-ACT-6809
Features
MC-ACT-CAN
Features
MC-ACT-DVBMOD
Features
MC-ACT-G704E1
Features
MC-ACT-HDLC
Features
MC-ACT-PL3LINK
Features
MC-ACT-PL3PHY
Features
MC-ACT-RSENC
Features
MC-ACT-SDRAMDDR
Features
MC-ACT-SPI_F
Features
MC-ACT-TWSI
Features
MC-ACT-UART
Features
MC-ACT-UARTF
Features
MC-ACT-UARTM
Features
MC-ACT-UL2LINK
Features
MC-ACT-UL2PHY
Features
MC-ACT-UL3LINK
Features
MC-ACT-UL3PHY
Features
MC-ACT-VME2416
Features
MC-ACT-VME32
Features
MC-ACT-XCANF
Features
MC-ACT-XCANMF
Features
MDDI v.1.1
CL12643
Mem Test Analyzer Core
Features
MemConnect™
Features
Memory Controller
Features
Memory Request Optimizer
MRO
Features
Memory Test Core
Features
Mentor Graphics AXI Verification IP Suite - Altera Edition
Features
MI2C-A1 I2C Bus Interface; 29 unidirectional I/O ports, 73.7% utilization of A54SX08A FPGA, 146 S modules, 420 C modules, 41 MHz Post layout performance
MI2C-B1 I2C Bus Interface; 153/1536 macrocells and 29/294 unidirectional I/O ports of a CY39100V676-200MBC CPLD device utilized, 53 MHz post layout performance
MI2CD1 I2C Bus Interface; 526 Logic Cells and 28 I/Os of 20K400EFC672 PLD device utilized, 54.7 MHz post layout performance
MI2CM
Features
MI2CMS
Features
MI2CS
Features
microAptiv MPU
Features
MIDDLEWARE
Features
MII to RMII
Features
Mil-Std-1553 BC, RT, MT IP Core for FPGAs and ASIC with interface to local-bus
BRM1553D
Features
Mil-Std-1553 Extended Reliability IP Core for FPGAs
BRM1553ERL
Features
Mil-Std-1553 IP core
BRM1553D
Features
Mil-Std-1553 Remote Terminal, Bus Controller and monitor
BRM1553FE
Features
miniLVDS
CL11021
MIO
Features
MIPI - CSI-2 Reciever
gda_mipi_csi_rx
Features
MIPI - CSI-2 Transmitter
gda_mipi_csi_tx
Features
MIPI - CSI-3 Device Controller
gda_mipi_csi3_dev
Features
MIPI - DSI Receiver
gda_mipi_dsi_rx
Features
MIPI - DSI Transmitter
gda_mipi_dsi_tx
Features
MIPI CPHY
gda_mipi_cphy
Features
MIPI CSI-2 Controller Core V2
Features
MIPI CSI-2 host/device controllers for high-speed serial interface between image processor and camera sensors
dwc_mipi_csi2_controller
Features
MIPI CSI-2 Verification IP
Features
MIPI CSI-3 Host Controller
gda_mipi_csi3
Features
MIPI CSI-3 Verification IP
Features
MIPI D-PHY Analog Transceiver IP Core
MIPI D-PHY MDDI v.1.2
CL12671
MIPI DSI Controller Core
Features
MIPI DSI Transmitter v1.2 Controller IP, Compatible with MIPI D-PHY & C-PHY
MIPI DSI Tx v1.2 Controller IP
Features
MIPI DSI VIP
Features
MIPI DSI-2 controllers with VESA DSC for high-speed serial interface between application processor and displays
dwc_mipi_dsi_dsc_contoller
Features
MIPI DSI-2 host/device controllers for high-speed serial interface between application processor and displays
dwc_mipi_dsi_device_contoller
Features
MIPI I3C controller delivers high bandwidth and scalability for integration of multiple sensors
dwc_mipi_i3c_controller
Features
MIPI M-PHY
Features
MIPI M-PHY Verification IP
Features
MIPI SPMI Master or Slave Controller
SPMI-CTRL
Features
MIPI UFS 2.0 Device
gda_mipi_ufs_dev
Features
MIPI UFS 2.0 Host
gda_mipi_ufs_host
Features
MIPI UniPro IP for reliable, high-performance and low power link between devices in mobile devices
dwc_mipi_unipro_controller
Features
MIPI UniPro_v1.6 Controller
gda_mipi_unipro
Features
MIPI/MDDI Unified PHY
Mixed Radix FFT
Features
MLD211
MLD211
Features
MMSE MIMO Detector
Features
Mobile Phase Recovering Equalizer
AH1000
Features
Model 4207
Features
Model 4295
Features
Model 6821-422
Features
Model 7142-428
Features
Model 7242D-428
Features
Model 7340-420
Features
Model 7341-430
Features
Model 7640-421
Features
Model 7641
Features
Model 7641-430
Features
Model 7751
Features
« Prev | First…7 8 9 10 11 12 13 14 15 16 17 …27 35…Last | Next »
Displaying 1101-1200/4193



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise