“This new release of TimingDesigner brings our static timing analysis technology into the Cadence signal integrity design flow ensuring correct results while creating an automated, reusable design process,” said Manny Marcano, President and CEO of EMA Design Automation. “This is especially important as timing windows shrink and SI effects increasingly consume timing margins.”
With today’s high speed designs, short timing margins, and tight project schedules, the pressure is on for first pass success. Engineering teams have come to depend on upfront analysis and simulation to provide an early and accurate picture of design behavior when the cost of change is the lowest.
“Merging simulator-derived interconnect delay data into timing tools has previously been a manual and error-prone operation,” said Brad Griffin, Product Marketing Director at Cadence. “With this integrated environment, engineers can now combine the accuracy of simulation with an interactive, comprehensive timing diagram solution to quickly determine if today’s shrinking timing margins are in spec.”
The TimingDesigner graphical interface makes developing and performing analysis on complex timing relationships easy, while enabling review of the entire signal path. Timing can be analyzed across traditional design domains (chip, package, board) allowing timing optimization at the system level. In addition, TimingDesigner 9.2 includes many new features and enhancements. For ASIC and FPGA design customers, this new version includes enhanced support for SDC generation, 65nm and below support for Altera® FPGAs, and a new interface to the Actel® Libero® development environment.
“Incorporating SI simulated delays into our timing analysis is an absolute must for us,” said Bryn Holmes, Principal Design Engineer - Hardware Engineering, Fujitsu Telecommunications Europe Ltd. “The new TimingDesigner interface allows me to accomplish in 20 minutes what used to take 3 days. Because of this, I have my entire team using TimingDesigner.”
EMA TimingDesigner 9.2 will be available late August with pricing starting at $2,640 for a 1 year license. For more information about TimingDesigner 9.2, visit www.ema-eda.com/TimingDesigner or call 800-813-7494.
About EMA Design Automation, Inc.
EMA Design Automation offers leading product development solutions including electrical CAD tools, mechanical CAD tools, a complete range of product lifecycle management systems, consulting services, training, and technical support. EMA is a Cadence® Channel Partner serving all of North America, and an Autodesk® authorized value added reseller. EMA manufactures the Component Information Portal™, TimingDesigner®, and CircuitSpace™, and all are distributed through a worldwide network of value added resellers. EMA is a privately held corporation headquartered in Rochester, New York. Visit EMA at www.ema-eda.com for more information.
EMA Design Automation and CircuitSpace are trademarks and TimingDesigner is a registered trademark of EMA Design Automation, Inc.
Cadence and Allegro are registered trademarks of Cadence Design Systems, Inc.
Autodesk is a registered trademark of Autodesk, Inc.
All other trademarks in this release are the property of their respective owners.
Contact:
EMA Design Automation
Janet Roberts, 949-443-1695
Email Contact
