Virage Logic Offers Broadest Portfolio of Embedded Non-Volatile Memory (NVM) Solutions at TSMC

FREMONT, Calif. — (BUSINESS WIRE) — July 21, 2009 Virage Logic Corporation (NASDAQ: VIRL), the semiconductor industry's trusted IP partner, today announced it offers the broadest portfolio of embedded non-volatile memory (NVM) at TSMC, with fully qualified IP solutions ranging from 250nm down to 65nm. With a comprehensive selection of multi-time programmable (MTP) and few-time programmable (FTP) NVM IP, the AEON® product family addresses the needs of wireless, automotive, analog, power management and security applications. AEON was developed using proven floating-gate technology on a standard CMOS process that requires no additional masks or processing steps. AEON supports densities from 8 to 16k bits and is multiple-time programmable up to 100k cycles.

 

“We are pleased to maintain a long-standing partnership with Virage Logic because the company’s IP solutions support NVM products in a wide range of TSMC CMOS processes down to 65nm,” said Dan Kochpatcharin, deputy director of IP Portfolio Marketing at TSMC. “Our customers benefit by reducing power, area and costs while increasing data security over external EEPROM solutions when utilizing Virage Logic’s NVM product offering available for TSMC’s processes.”

Virage Logic’s AEON MTP memory has been shipped in more than one billion integrated circuits (ICs) to date and has been licensed to leading customers including Analog Devices, Linear Technology, Silicon Image, SanDisk, and Avago.

“No other company has a standard CMOS-based embedded NVM offering that provides the number of off-the shelf-configurations or the process node coverage as Virage Logic’s NVM portfolio,” said Dr. Yankin Tanurhan, vice president and general manager, NVM Solutions, Virage Logic. “AEON has more than 600 different qualified configurations and has been developed and silicon-proven at process nodes ranging from 250nm down to 65nm, with 40nm and below currently in development.”

With Virage Logic’s wide-ranging product offering, customers have more options for integrating the flexibility of multiple-time programmable NVM into their designs for wireless, analog, power management and security applications. Designers requiring high reliability use the MTP features of Virage Logic’s NVM to conduct thorough electrical testing and improve overall IC test coverage and security, and encryption designers use it to make the overall system more robust against attacks.

Providing reliability and performance benefits over external one-time programmable (OTP) solutions, AEON also serves as an enabler for new features and functionality in designs. Wireless ICs with embedded memory reduce power consumption of the NVM by 50% to 80% over external electrically erasable programmable read-only memory (EEPROM).

Full characterization and qualification data for Virage Logic’s NVM is available for eligible customers upon request. For specific process availability or to request a silicon characterization report, contact Virage Logic.

Virage Logic will be a featured partner in TSMC’s Open Innovation Platform™ booth (#822) at the Design Automation Conference (DAC) being held July 27-30, 2009, at the Moscone Convention Center in San Francisco, California.

About Virage Logic

Virage Logic is a leading provider of semiconductor intellectual property (IP) for the design of complex integrated circuits. The company’s highly differentiated product portfolio includes embedded SRAMs, embedded NVMs, embedded memory test and repair, logic libraries, memory development software, and interface IP solutions. As the industry’s trusted semiconductor IP partner, foundries, IDMs and fabless customers rely on Virage Logic to achieve higher performance, lower power, higher density and optimal yield, as well as shorten time-to-market and time-to-volume. For further information, visit http://www.viragelogic.com.

All trademarks are the property of their respective owners and are protected herein.

 



Contact:

Virage Logic Corporation
Sabina Burns, 510-743-8115
Email Contact
or
McClenahan Bruer Communications
Tarah Hartzler, 503-546-1014
Email Contact

Featured Video
Latest Blog Posts
Vijay ChobisaSiemens EDA
by Vijay Chobisa
The Rise of Custom Acceleration
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Nomination Deadline for Phil Kaufman Award and Hall of Fame: June 30
Jobs
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Hardware Engineer for PTEC Solutions at Fremont, California
Upcoming Events
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise