Synopsys Selected by Marvell as Its Primary EDA Partner

MOUNTAIN VIEW, Calif., April 7 /PRNewswire/ -- Expanded Business Agreement Aimed at Increasing Design Efficiency

MOUNTAIN VIEW, Calif., April 7 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that Marvell, a leader in the development of storage, communications and consumer silicon solutions, has signed an expanded business agreement to establish Synopsys as its primary EDA partner. Marvell chose Synopsys because of its broad product portfolio and its ability to help Marvell meet aggressive product schedules by consistently delivering a proven flow and providing outstanding global support.

"The foundation for Marvell's growth as a leader in today's highly competitive semiconductor industry is the development of breakthrough technology combined with dedication to customers and consistent delivery of high quality products," said Dr. Pantas Sutardja, chief technology officer at Marvell. "During the last three years, we have deployed a broad set of Synopsys technology solutions to tape-out multiple 90- and 65-nanometer production designs."

The latest agreement between the two companies expands Marvell's use of solutions across Synopsys' portfolio. These products include Synopsys' Galaxy design platform featuring IC Compiler place-and-route technology, Design Compiler(R) synthesis, DFTMax test synthesis, TetraMAX(R) automatic test pattern generation, PrimeTime(R) timing analysis, and Star-RCXT(TM) parasitic extraction; Synopsys' Discovery verification platform featuring the VCS(R), HSPICE(R) and CustomSim simulators for analog and digital verification; DesignWare(R) library; the Synplicity(R) FPGA design solution; and System level design featuring Innovator virtual platform and DesignWare System-level libraries.

"In the current economic climate, leading semiconductor companies are focusing on improving operational efficiency worldwide and reinforcing their long-term financial strength," said Chi-Foon Chan, president and chief operating officer at Synopsys. "Synopsys values the relationship with Marvell that has resulted in several silicon solutions for mobile, desktop, enterprise and consumer markets. This collaboration is intended to increase Marvell's R&D productivity by using the Synopsys implementation and AMS verification solution that will help them meet aggressive design schedules."

About Synopsys

Synopsys, Inc. (NASDAQ: SNPS) is the world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Synopsys, Design Compiler, DesignWare, Discovery, Eclypse, Galaxy, HSPICE, PrimeTime, Star-RCXT, Synplicity, TetraMAX and VCS are trademarks or registered trademarks of Synopsys, Inc. Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

    Editorial Contact:
    Yvette Huygen
    Synopsys, Inc.
    650-584-4547
    yvetteh@synopsys.com

    Investor Contact:
    Lisa Ewbank
    Synopsys, Inc.
    650-584-1901

Web site: http://www.synopsys.com/

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Hardware System Engineer for Google at Mountain View, California
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
RF Design Engineer for Blockwork IT at San Francisco, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise