Kawasaki Microelectronics Adds Multiple MIPS Technologies Processor Cores to Its ASIC IP Portfolio

New Single- and Multi-threaded Cores Offer Expanded Options for Embedded Applications

MOUNTAIN VIEW, Calif., July 9 /PRNewswire-FirstCall/ -- MIPS Technologies, Inc. (NASDAQ: MIPS), a leading provider of industry-standard architectures, processors and analog IP for digital consumer, home networking, wireless, communications and business applications, today announced that Kawasaki Microelectronics (K-micro), a leader in advanced ASICs, licensed multiple MIPS(R) cores for its ASIC IP portfolio. The synthesizable cores, including MIPS Technologies' highest-performance single-threaded core and its multi-threaded core, will enable K-micro to offer a range of optimized solutions to its customers in office automation, networking, and other key markets.

"Our customers will benefit from the breadth of MIPS processors that are now available as part of our IP portfolio," said Kyoichi Kissei, executive vice president of worldwide sales and marketing, K-micro. "The synthesizable MIPS cores combined with other key IP blocks in our portfolio create compelling solutions for our customers. A great example is our revolutionary Catseye subsystem, which incorporates dual MIPS32(R) 24Kf(TM) processor cores and other IP to enable the designers of office automation and network applications such as PON to bring high-performance, cost-effective products to market more rapidly and efficiently. We look forward to developing even more MIPS-Based(TM) systems to serve a variety of markets."

"With this latest agreement, K-micro now has access to a wide range of MIPS cores, from low-power cores for mobile devices to multi-threaded cores that boost system performance for highly concurrent applications like VoIP, multifunction printers and DTV," said Brad Holtzinger, vice president of worldwide sales at MIPS Technologies. "The ongoing relationship between K-micro and MIPS Technologies enables developers to bring new products to market quickly and affordably."

K-micro licensed the MIPS32(R) 24Kc(TM) Pro core, 24Kf Pro core, MIPS32(R) 24KEc(TM) Pro core, MIPS32(R) 24KEf(TM) Pro core, MIPS32(R) 34Kc(TM) Pro core, MIPS32(R) 34Kf(TM) Pro core, MIPS32(R) 74Kc(TM) core, and MIPS32(R) 74Kf(TM) core. K-micro already offers several other MIPS-Based cores as part of its ASIC IP portfolio.

About MIPS Technologies, Inc.

MIPS Technologies, Inc. (NasdaqGS: MIPS) is the world's second largest semiconductor design IP company and the number one analog IP company worldwide. With more than 250 customers around the globe, MIPS Technologies is the only company that provides a combined portfolio of processors, analog IP and software tools for the embedded market. The company powers some of the world's most popular products for the digital entertainment, home networking, wireless, and portable media markets -- including broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Mountain View, California, with offices worldwide. For more information, contact (650) 567-5000 or visit http://www.mips.com.

MIPS, MIPS32, 24Kc, 24Kf, 24KEc, 24KEf, 34Kc, 34Kf, 74Kc, 74Kf and MIPS-Based are trademarks or registered trademarks in the United States and other countries of MIPS Technologies, Inc. All other trademarks referred to herein are the property of their respective owners.

Web site: http://www.mips.com/

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior CAD Engineer for Nvidia at Santa Clara, California
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Hardware Engineer for PTEC Solutions at Fremont, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Senior Staff Engineer for Samsung Electronics at San Jose, California
RF Design Engineer for Blockwork IT at San Francisco, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise