Averant Announces New Engine, Next Generation Testbench-less Bug Hunting, Support for System Verilog

HAYWARD, Calif.—(BUSINESS WIRE)—June 5, 2008— Averant Inc., a leading provider of advanced verification technology for RTL designs, today announces the development of significant new technologies, continuing its First In Formal leadership in formal property verification.

  • New Verification Engine. Maximizing the number of conclusive passes remains a goal of formal verification. Averant has developed a new engine based on proprietary algorithms capable of proving some previously unproven properties. This engine is seamlessly integrated in Averants guided-proof system environment.
  • Next Generation Testbench-less Bug Hunting. To find deep bugs, Averant pioneered testbench-less bug hunting last year. Next generation testbench-less bug hunting improves the quality and speed of first generation algorithms, reaching more of the design space in significantly less time.
  • System Verilog Design Support. System Verilog Design (SVD) constructs support higher level specification of designs, and may become more widely used in the future.

Averants engines have been the leaders in the industry for many years now, commented Ramin Hojati, president of Averant. We continue to build on our strength while improving usability and design flow support.

Availability

The new engine is available now. Most of SVD constructs are available now, with the rest becoming available over the summer. Much of next generation bug hunting is available now, but some features will be coming later in the summer.

About Averant

Averant Inc., founded in 1997, is a privately held EDA firm pioneering new methodology and technologies for static formal verification. Averants flagship product is Solidify, a robust formal verification engine that provides the basis for property-based design verification, protocol verification, timing constraint verification, and automatic design checks all without the need for simulators or test vectors. These tools are easily adopted into the design flow, and help improve quality, reduce risk, and speed the design process. For more information, see our web site at http://www.averant.com.



Contact:

Averant, Inc.
Ramin Hojati, +1-510-581-8881 ext. 320
Email Contact

Featured Video
Latest Blog Posts
Vijay ChobisaSiemens EDA
by Vijay Chobisa
The Rise of Custom Acceleration
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Nomination Deadline for Phil Kaufman Award and Hall of Fame: June 30
Jobs
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Hardware Engineer for PTEC Solutions at Fremont, California
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Senior Hardware Engineer IV – CA for Ampex Data Systems Corporation at Hayward, California
Upcoming Events
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024
Flash Memory 2024 Conference & Expo FMS2024 at Santa Clara Convention Center Santa Clara CA - Aug 6 - 8, 2024
SEMICON Taiwan 2024 at Taipei Nangang Exhibition Center Taipei Taiwan - Sep 4 - 6, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise