Clear Shape and Lightspeed Logic Collaborate to Improve Manufacturability of Mask Reconfigurable IP

SANTA CLARA, Calif.—(BUSINESS WIRE)—April 10, 2007— Clear Shape Technologies, Inc., a leader in variability-aware analysis and optimization solutions, and Lightspeed Logic, the leading provider of mask reconfigurable intellectual property (IP), today announced a partnership to combine their design, manufacturing, and EDA methodologies to reduce litho-related variability and stress-related variability in mask reconfigurable IP at the 65nm and 45nm process nodes.

Lightspeed Logic provides mask reconfigurable IP, a digital logic implementation technology that provides time-to-market, yield, manufacturability, and development expense advantages over standard-cell implementation. Clear Shape and Lightspeed will collaborate to verify the manufacturability of Lightspeed's mask reconfigurable IP using Clear Shape's InShape(TM) model-based full-chip Design Manufacturability Checker, enabling Lightspeed to improve yield and accurately account for systematic manufacturing variations.

"Our collaboration allows Lightspeed Logic's innovative technology to have manufacturability "built-in" to the reconfigurable logic," said Atul Sharan, President and CEO of Clear Shape. "Clear Shape's DFM tools allow Lightspeed to ensure that as many manufacturability issues as possible are dealt with in their configurable IP, thus dramatically easing the burden of DFM for their customers."

"We are extremely happy to collaborate with Clear Shape," said Dave Holt, CEO of Lightspeed Logic, Inc. "As we searched for production-proven DFM solutions, we found Clear Shape to be the undisputed technology leader in this field. Clear Shape's endorsement from all the major foundry platforms, semiconductor manufacturers and their OPC-tool independence was extremely important for us."

Clear Shape and Lightspeed Logic will demonstrate their solutions and benefits to customers working at nanometer scale process nodes at the TSMC 2007 Technology Symposium on Tuesday, April 10, at the San Jose McEnery Convention Center. For more information: http://w1.nationalmailing.com/who/tsmc/ustechsymp07/locaSanJose.htm

About Clear Shape

Clear Shape Technologies, Inc. is focused on delivering a complete Variability Platform that allows designers to control and optimize the parametric and catastrophic impact of systematic manufacturing variations. Clear Shape products are targeted to cell-based, custom analog, IP, and library designers using sub-90 nm processes. Clear Shape's products utilize innovative, patented model-based technology which contains secure fab data to capture RET, OPC, CMP, mask, etch and lithography effects on both device and interconnect. Clear Shape's products are in the DFM qualification programs of all three major foundry platforms. Clear Shape is backed by top-tier venture investors that include USVP, Intel Capital and KT Ventures (KLA Tencor). The company is headquartered at 3255-3 Scott Blvd. Suite 102, Santa Clara, Calif. 95054. For more information, visit www.clearshape.com or call +1 (408) 833-7130.

About Lightspeed Logic

Lightspeed Logic is a provider of mask reconfigurable intellectual property (IP), a digital logic implementation technology that provides time-to-market, yield, manufacturability, and development expense advantages over standard-cell implementation. Founded in 1996, Lightspeed Logic has developed and brought to market four mask-reconfigurable architectures, the most recent of which is a regular logic structure available for multiple foundries, IDMs and process nodes. The company is currently working with customers at the 150, 90, 65, and 45 nm process nodes. Lightspeed Logic's corporate headquarters are in Santa Clara, CA. You can find more information on Lightspeed Logic at www.lightspeed.com.

InShape is a trademark of Clear Shape.

Contact:

For Clear Shape
Launch Marketing
Gloria Nichols, 650-851-6919
Email Contact
or
For Lightspeed
Cayenne Communication
Michelle Clancy, 252-940-0981
Email Contact

Featured Video
Latest Blog Posts
Vijay ChobisaSiemens EDA
by Vijay Chobisa
The Rise of Custom Acceleration
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Nomination Deadline for Phil Kaufman Award and Hall of Fame: June 30
Jobs
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Hardware Engineer for PTEC Solutions at Fremont, California
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Senior Hardware Engineer IV – CA for Ampex Data Systems Corporation at Hayward, California
Upcoming Events
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024
Flash Memory 2024 Conference & Expo FMS2024 at Santa Clara Convention Center Santa Clara CA - Aug 6 - 8, 2024
SEMICON Taiwan 2024 at Taipei Nangang Exhibition Center Taipei Taiwan - Sep 4 - 6, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise