CEA-Leti Reports Machine-Learning Breakthrough That Opens Way to Edge Learning

Article in Nature Electronics Details Method that Takes Advantage of RRAM Non-Idealities To Create Intelligent Systems that Have Potential Medical-Diagnostic Applications

GRENOBLE, France – Jan. 19, 2021 – CEA-Leti scientists have demonstrated a machine-learning technique exploiting what have been previously considered as “non-ideal” traits of resistive-RAM (RRAM) devices, overcoming barriers to developing RRAM-based edge-learning systems.

Reported in a paper published in the January issue of Nature Electronics titled, “In-situ learning using intrinsic memristor variability via Markov chain Monte Carlo sampling”, the research team demonstrated how RRAM, or memristor, technology can be used to create intelligent systems that learn locally at the edge, independent of the cloud. The learning algorithms used in current RRAM-based edge approaches cannot be reconciled with device programming randomness, or variability, as well as other intrinsic non-idealities of the technology.

To get around that problem, the team developed a method that actively exploits that memristor randomness, implementing a Markov Chain Monte Carlo (MCMC) sampling learning algorithm in a fabricated chip that acts as a Bayesian machine-learning model.

The article notes that while machine learning provides the enabling models and algorithms for edge-learning systems, increased attention concerning how these algorithms map onto hardware is required to bring machine learning to the edge. Machine-learning models are normally trained using general purpose hardware based on a von Neumann architecture, which is unsuited for edge learning because of the energy required to continuously move information between separated processing and memory centers on-chip.

Intensive research in the microelectronics industry is currently focused on using RRAM as non-volatile analog devices in hardware-based artificial neural networks that can allow computation to be carried out in-memory, to drastically reduce these energy requirements. RRAM has been applied to in-memory implementations of backpropagation algorithms to implement in-situ learning on edge systems. However, because backpropogation requires high-precision memory elements, previous work has largely focused on how RRAM randomness can be mitigated – often necessitating energy-intensive techniques.

The CEA-Leti-based team’s breakthrough was an approach capable of leveraging this randomness, instead of trying to prevent it, and allowing in-situ learning to be realized in a highly efficient fashion through the application of nanosecond voltage pulses to nanoscale memory devices. This culminated in an extremely low-energy solution. The team explained that, relative to a CMOS implementation of its algorithm, the approach requires five orders of magnitude less energy. That is the rough equivalence of the difference in height between the tallest building in the world and a coin lying on the ground.

As a result, this approach is capable of bringing learning to edge-computing systems, which is impossible using existing commercial approaches. Such an application could be an implanted medical system that locally updates its operation based on the evolving state of a patient. To run a representative test of learning at the edge in such an environment, the team experimentally applied RRAM-based MCMC to train a multilayer Bayesian neural network to detect heart arrhythmias from electrocardiogram recordings – reporting a better detection rate than a standard neural network based on a von Neumann computing system.

“This highlights that, beyond being RRAM-compatible, Bayesian machine learning offers an alternative modelling method that appears well suited to the characteristics of edge learning,” the article says.

The team also applied their experimental system to solve further classification tasks including the diagnosis of malignant breast-tissue samples.

“Our system could be used as the foundation for the design and fabrication of a standalone and fully integrated RRAM-based MCMC sampling chip, for applications outside the laboratory,” the authors of the article conclude. That achievement will finally open the door to edge learning and an entirely new set of applications.

About CEA-Leti (France)

Leti, a technology research institute at CEA, is a global leader in miniaturization technologies enabling smart, energy-efficient and secure solutions for industry. Founded in 1967, CEA-Leti pioneers micro-& nanotechnologies, tailoring differentiating applicative solutions for global companies, SMEs and startups. CEA-Leti tackles critical challenges in healthcare, energy and digital migration. From sensors to data processing and computing solutions, CEA-Leti’s multidisciplinary teams deliver solid expertise, leveraging world-class pre-industrialization facilities. With a staff of more than 1,900, a portfolio of 3,100 patents, 10,000 sq. meters of cleanroom space and a clear IP policy, the institute is based in Grenoble, France, and has offices in Silicon Valley and Tokyo. CEA-Leti has launched 65 startups and is a member of the Carnot Institutes network. Follow us on www.leti-cea.com and @CEA_Leti.

Technological expertise

CEA has a key role in transferring scientific knowledge and innovation from research to industry. This high-level technological research is carried out in particular in electronic and integrated systems, from microscale to nanoscale. It has a wide range of industrial applications in the fields of transport, health, safety and telecommunications, contributing to the creation of high-quality and competitive products.

For more information: www.cea.fr/english 

Press Contact

Agency

+33 6 74 93 23 47                             

Email Contact



Read the complete story ...
Aldec

Shift Left with Calibre

Featured Video
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Senior SOC Design Engineer for Nvidia at Santa Clara, California
ASIC Verification Engineer, GPU - New College Grad 2024 for Nvidia at Santa Clara, California
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Upcoming Events
North America Technology Symposium at Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA - Apr 24, 2024
IP-SOC Silicon Valley 24 at Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara CA - Apr 25, 2024
MEMS & Sensors Technical Congress - MSTC 2024 at University of California, Los Angeles 405 Hilgard Avenue, Covel Commons in Sunset Village, Housing at Luskin Center Los Angeles CA - May 1 - 2, 2024
ChipEx2024 at Tel-Aviv Expo Center & Hilton Hotel Tel-aviv Israel - May 7 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise