Arteris IP FlexNoC Interconnect Licensed by Lynxi Technologies for Artificial Intelligence (AI) Chips

CAMPBELL, Calif. – March 5, 2019 – Arteris IP, the world’s leading supplier of innovative, silicon-proven  network-on-chip (NoC) interconnect intellectual property, today announced that Lynxi Technologies has licensed  Arteris IP FlexNoC Interconnect for use in its high-performance neural network processing chips.

Lynxi is a technology startup based in Beijing with technology leaders hailing from world-renowned Tsinghua University.

"Arteris IP is excited that the Lynxi team has chosen FlexNoC interconnect IP as the network-on-chip communications backbone for their deep learning AI chips,” said K. Charles Janac, President and CEO of Arteris IP. “We look forward to partnering with Lynxi Technologies as they innovate through highly-efficient hardware acceleration of AI algorithms.”

About Arteris IP

Arteris IP provides  network-on-chip (NoC) interconnect IP to accelerate system-on-chip (SoC) semiconductor assembly for a wide range of applications from AI to automobiles, mobile phones, IoT, cameras, SSD controllers, and servers for customers such as  BaiduMobileyeSamsungHuawei / HiSiliconToshiba and  NXP. Arteris IP products include the  Ncore cache coherent and  FlexNoC non-coherent interconnect IP, the  CodaCache standalone last level cache, and optional  Resilience Package (ISO 26262 functional safety)FlexNoC AI Package, and  PIANO automated timing closure capabilities. Customer results obtained by using Arteris IP products include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit  www.arteris.com.



Contact:

Kurt Shuler
Arteris IP
+1 408 470 7300
Email Contact

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Hardware System Engineer for Google at Mountain View, California
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
RF Design Engineer for Blockwork IT at San Francisco, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise