Hardent & Willamette HDL Named by Breker Verification Systems As Portable Test & Stimulus Standard (PSS) Training Provider For Trek5 Tool Suite

New PSS training course from Hardent and WHDL will cover unique Breker Trek5 UVM/SoC deployment and modeling capabilities.

Released in June 2018, the  PSS standard defines a way to capture the test intent of users in verifying IP, IP subsystems and SoCs from simulation to post-silicon. The  Trek5 tool suite by Breker Verification Systems offers complete support for PSS version 1.0. From the PSS description, plus unique capabilities such as a Hardware Software Interface (HSI), memory allocation testing, and UVM sequencing, the Trek5 tools synthesize implementations of these test scenarios that can be deployed into existing testbenches. This provides UVM multi-threaded tests, and software-driven plus transactional, software-driven tests that fully prove complex operational scenarios, such as cache coherency.

“As our users start to adopt the Portable Stimulus Standard into their verification flow, we want to make sure that they have access to the very best training resources,” states Adnan Hamid, Breker’s founder and CEO. “Hardent has an impressive track record delivering verification training and we are delighted to partner with them to deliver an outstanding training experience that will help our customers fully leverage the benefits of PSS.”

Hardent’s 2-day  Trek5 PSS training is designed exclusively for Trek5 tool suite users. The training will introduce engineers to the PSS language structure and provide a complete overview of new PSS use models and techniques. Included in the training are unique Breker tool capabilities such as the HSI, UVM sequence synthesis, and other advanced features. Classes will include a series of practical hands-on lab exercises using the Trek5 tool. By the end of the training, students will have acquired the skills to capture their test intent using PSS semantics and leverage the Trek5 tools to synthesize and deploy test cases using universal verification methodology (UVM) and system on a chip (SOC) verification flows.

“PSS is set to have a significant impact on verification methodology, and we’re proud to have been selected to develop training for Breker,” says Mike Baird, verification specialist and trainer at WHDL. “This PSS course will draw on our extensive training expertise to ensure that engineers quickly gain the skills needed to start using the very latest verification techniques.”

Trek5 PSS classes will be available in Q1 2019. For more information on PSS training, or to register for an upcoming PSS class, visit  Hardent’s website.

Featured Video
Jobs
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Hardware Engineer for PTEC Solutions at Fremont, California
Senior Hardware Engineer IV – CA for Ampex Data Systems Corporation at Hayward, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024
Flash Memory 2024 Conference & Expo FMS2024 at Santa Clara Convention Center Santa Clara CA - Aug 6 - 8, 2024
SEMICON Taiwan 2024 at Taipei Nangang Exhibition Center Taipei Taiwan - Sep 4 - 6, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise