Accellera Announces Availability of UVM 2017-1.0 Reference Implementation

New reference implementation is aligned with IEEE 1800.2

ELK GROVE, Calif., Nov. 13, 2018 (GLOBE NEWSWIRE) -- Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today that the Accellera Universal Verification Methodology (UVM) Working Group has released the UVM 2017-1.0 reference implementation.

“We have been very focused on updating the UVM reference implementation to match the new IEEE 1800.2 standard,” stated Justin Refice, Chair of the UVM Working Group. “We are aligned with the enhancements that make it more powerful and easier to use, and we have worked hard to address some inconsistencies between the UVM Register Layer and other standards. Our working group received a lot of feedback on the 0.9 release, and we were able to fix the bugs that were reported. UVM 2017-1.0 also includes full documentation of the API that is provided in addition to 1800.2-2017.”

The UVM 2017-1.0 reference implementation can be downloaded for free from Accellera. The IEEE 1800.2-2017 standard is available free of charge from the  IEEE Get program, courtesy of Accellera. Visit the  UVM forum to provide feedback, ask questions, and engage in discussions.  For more information on UVM, visit the UVM community page.

About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit  www.accellera.org. Find out more about  membership here. Follow @accellera on Twitter or to comment, please use #accellera. Accellera Global Sponsors are: Cadence Design Systems, Inc.; Mentor, A Siemens Business; and Synopsys, Inc.

Accellera and Accellera Systems Initiative are trademarks of Accellera Systems Initiative Inc. All other trademarks and trade names are the property of their respective owners.

For more information, contact:

Barbara Benjamin
Public Relations for Accellera Systems Initiative
Phone: +1 503 209 2323
Email: barbara@hipcom.com

accellera logo.jpg

Featured Video
Jobs
Senior CAD Engineer for Nvidia at Santa Clara, California
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Design Verification Engineer for Blockwork IT at Milpitas, California
Hardware System Engineer for Google at Mountain View, California
Upcoming Events
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise