Synopsys IC Validator Certified by Samsung Foundry for 7nm Signoff Physical Verification

IC Validator's Massively Parallel Architecture and Samsung Foundry's Runsets Accelerate Physical Signoff for Mutual Customers

MOUNTAIN VIEW, Calif., Jun 13, 2018 — (PRNewswire) —

Highlights:

  • IC Validator certified by Samsung Foundry for physical signoff for Samsung Foundry's latest 7LPP process technology
  • Signoff-accurate 7LPP runsets are available for DRC, LVS and Fill
  • IC Validator's modern distributed processing and scalability deliver overnight full-chip DRC signoff

Synopsys, Inc. (Nasdaq: SNPS) today announced that Synopsys' IC Validator has been certified by Samsung Foundry for signoff of all designs using its 7-nanometer (nm) Low Power Plus (LPP) process with Extreme Ultraviolet (EUV) lithography technology. The signoff-certified runsets, including design rule checking (DRC), layout-versus-schematic (LVS) and metal fill technology files, are available immediately from Samsung Foundry. Samsung Foundry 7LPP customers can now use IC Validator's modern distributed processing in conjunction with runsets from Samsung Foundry to achieve faster physical verification turnaround time with the highest level of accuracy.

"We are building a customer-friendly design enablement ecosystem for 7LPP, our first EUV-based process technology," said Ryan Sanghyun Lee, vice president of Foundry Marketing Team at Samsung Electronics. "Synopsys' IC Validator is a great solution for our mutual customers to make the next generation of SoCs, which will lead the fourth industrial revolution with maximized power and performance benefit based on 7LPP process technology."

IC Validator, a key component of the Synopsys Design Platform, is a comprehensive and highly scalable physical verification tool suite including DRC, LVS, programmable electrical rule checks (PERC), fill, and DFM enhancement capabilities. IC Validator is architected for high performance and scalability that maximizes utilization of mainstream hardware, using smart memory-aware load scheduling and balancing technologies. It uses both multi-threading and distributed processing over multiple machines to provide scalability benefits that extend to more than a thousand CPUs.

"Our partnership with Samsung Foundry has been focused on delivering high-quality and high-performance physical signoff solutions for today's leading-edge designs," said Christen Decoin, senior director of business development, Design Group at Synopsys. "This certification brings the proven benefits of IC Validator physical verification to Samsung Foundry 7LPP customers."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contact:
James Watts
Synopsys, Inc.
650-584-1625
jwatts@synopsys.com

 

Cision View original content: http://www.prnewswire.com/news-releases/synopsys-ic-validator-certified-by-samsung-foundry-for-7nm-signoff-physical-verification-300665158.html

SOURCE Synopsys, Inc.

Contact:
Company Name: Synopsys, Inc., Samsung Foundry
Web: http://www.synopsys.com
Financial data for Synopsys, Inc., Samsung Foundry

Featured Video
Latest Blog Posts
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 2
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Highlighting ESD Alliance Member Companies
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
RF Design Engineer for Blockwork IT at San Francisco, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Hardware Engineer for PTEC Solutions at Fremont, California
Hardware System Engineer for Google at Mountain View, California
Upcoming Events
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise