Renesas Uses Cadence Innovus Implementation System to Improve Performance While Reducing Turnaround Time on an Advanced-Node Design

SAN JOSE, Calif., March 10, 2015 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Renesas System Design Co., Ltd. (TSE: 6723) applied Cadence® Innovus™ Implementation System to a design in an advanced process technology, with the aim of improving the design's performance metrics while also reducing the turnaround time. Innovus Implementation System also helped Renesas achieve the target leakage power and frequency.

Cadence Logo.

To achieve the power and performance gains, Renesas leveraged the new GigaPlace solver-based placement technology, advanced timing- and power-driven optimization, next-generation slack-driven routing, and full-flow multi-objective technology within Innovus Implementation System. These breakthrough placement and optimization technologies employ a massively parallel architecture that enabled improved turnaround time.

"Innovus Implementation System provided us with substantial gains in quality of results and speed-up for our most challenging design," said Tatsuji Kagatani, department manager, Design Automation Department, Elemental Technology Development Division 1 at Renesas System Design Co., Ltd. "The new tool and Cadence's dedicated support improved the productivity of our engineers and enabled us to deliver a reliable advanced-node design to market faster. With Innovus Implementation System, we can optimize both PPA (power, performance, and area) and turnaround time simultaneously."

"As a supplier of advanced semiconductor solutions, Renesas is driven to deliver complex, innovative designs to the market under tight market deadlines," said Dr. Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. "Innovus Implementation System provided a clear advantage in power and performance with faster turnaround to help Renesas meet their goals."

For more information on Innovus Implementation System, the Cadence next-generation physical implementation solution, please visit http://www.cadence.com/news/innovus. Also, see today's related press release titled, "Cadence Introduces Innovus Implementation System, Delivering Best-in-Class Results with Up to 10X Reduction in Turnaround Time," at http://www.cadence.com/cadence/newsroom/press_releases/pages/pr.aspx?xml=031015_Innovus.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at http://www.cadence.com/.

© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks and Innovus is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/renesas-uses-cadence-innovus-implementation-system-to-improve-performance-while-reducing-turnaround-time-on-an-advanced-node-design-300047131.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Renesas System Design Co., Ltd.
Web: http://www.cadence.com

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior CAD Engineer for Nvidia at Santa Clara, California
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Hardware Engineer for PTEC Solutions at Fremont, California
RF Design Engineer for Blockwork IT at San Francisco, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise