DVCon 2015 Announces Advanced Program; Registration Open

LOUISVILLE, Colo. — (BUSINESS WIRE) — December 10, 2014 — The 2015 Design and Verification Conference (DVCon) Advanced Program is now available online and registration is open. DVCon, sponsored by Accellera Systems Initiative, will be held March 2-5, 2015, at the DoubleTree Hotel in San Jose, California.

Accellera Day will be held Monday, March 2 and will include sessions on SystemVerilog design, SystemC design, and low power, as well as a luncheon topic, “What is needed to Drive Design Efficiency?”

The program includes a keynote address, “Smart Design from Silicon to Software,” by Dr. Aart de Geus, chairman and co-CEO of Synopsys, on Tuesday, March 3 at 1:30 p.m. There will be two panel sessions held on Wednesday, March 4: “Art or Science” at 8:30 a.m. and “SystemC – Forever a Niche Player or Rising Star of Chip Design?” at 1:30 p.m.

"DVCon is a combination of engineers learning from peer professionals, getting exposure to new and innovative products, and exchanging ideas for creative solutions to improve productivity and deal with emerging challenges in design and verification of next generation SoCs – a true, multi-dimensional learning experience,” stated Yatin Trivedi, DVCon 2015 general chair.

There are numerous opportunities for peer-to-peer discussions during the conference. The Booth Crawl reception on Monday evening and Exhibits Reception on Tuesday and Wednesday evenings during the conference provide an excellent platform for attendees to network.

For the complete DVCon 2015 schedule, including a list of sessions, tutorials and sponsored luncheons and events, visit www.dvcon.org. To view the videos from the DVCon 2014 tutorials, visit http://www.accellera.org/resources/videos/.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org. For more information about DVCon, please visit www.dvcon.org. Follow DVCon on Facebook https://www.facebook.com/DvCon or @dvcon on Twitter or to comment, please use #dvcon.

 



Contact:

MP Associates, Inc.
Nannette Jordan, 303-530-4562
Email Contact
or
HighPointe Communications
Barbara Benjamin, 503-209-2323
Email Contact

Featured Video
Jobs
Hardware Engineer for PTEC Solutions at Fremont, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Senior CAD Engineer for Nvidia at Santa Clara, California
Hardware System Engineer for Google at Mountain View, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Upcoming Events
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise