ProPlus Design Solutions' 9812D Widely Implemented for 1/f Noise Measurement at Leading Semiconductor Companies Worldwide

SAN JOSE, CA -- (Marketwired) -- Jan 15, 2014 -- More than 10 units of 9812D™ Noise Analyzer, the latest generation wafer-level 1/f noise measurement system from ProPlus Design Solutions, Inc., have been shipped to leading foundries and integrated device manufacturers (IDMs) since it was introduced early last year.

ProPlus, the global leader for SPICE modeling solutions and the leading technology provider for Design-for-Yield (DFY) applications, announced limited availability of 9812D in January 2013. Since then, it's been adopted worldwide for low-frequency noise characterization and process quality monitoring at advanced nodes such as 28 nanometer (nm) bulk CMOS, 16- and 14nm FinFET and beyond.

"While we believed 9812D would become the new standard, we are pleased by its rapid adoption," affirms Dr. Zhihong Liu, executive chairman of ProPlus Design Solutions. "The rapid adoption and strong interest, confirms that noise is an increasingly critical consideration for semiconductor process quality at advanced nodes. It also confirms that we built the right product for the emerging needs of the industry. Our customers have proven 9812D can increase their measurement throughput significantly with increased accuracy and frequency bandwidth."

9812D improves upon 9812B, the industry's de facto standard 1/f measurement system used for more than a decade, through a series of greatly improved low-noise amplifiers (LNAs), and a built-in dynamic signal analyzer (DSA) with multi-threaded processing to offer improved performance and reduced cost.

While other systems exhibit roll-off at higher frequencies, 9812D can accurately measure noise data up to 10 Megahertz (MHz) for on wafer measurement setup. It has the highest throughput for noise measurement, critical for full wafer auto noise measurement, statistical noise characterization or 24x7 process quality monitoring by foundries. 9812D uses a patent-protected multiple LNA architecture to deliver high accuracy for both low- and high-impedance devices under test (DUTs). Another advantage is its noise characterization capabilities at high voltage or low current conditions.

About ProPlus Design Solutions
ProPlus Design Solutions, Inc. ( www.proplussolutions.com) delivers Electronic Design Automation (EDA) solutions with the mission to enhance the link between design and manufacturing. It is the global leader for SPICE modeling solutions and the leading technology provider for unique Design-for-Yield (DFY) products that integrate the key DFY components -- advanced device modeling software, a parallel SPICE simulation circuit simulator and hardware-validated statistical variation analysis tools. Products include: BSIMProPlus™/Model Explorer™, a modeling technology platform for nanometer devices; NoisePro™/9812B/9812D, the golden solution for low-frequency 1/f noise and Random Telegraph Signal (RTS) noise characterization and process monitoring; NanoSpice™, a high-capacity, high-performance parallel SPICE simulator for giga-scale circuit simulation; and NanoYield™/NanoExplorer™, a variation analysis platform for yield versus power, performance and area trade-off of memory, analog and digital circuit designs. ProPlus Design Solutions has R&D centers in the San Jose, Calif. and Beijing and Jinan, China, with sales offices in Tokyo, Japan, Hsinchu, Taiwan, and Shanghai, China. More information about ProPlus Design Solutions can be found at www.proplussolutions.com.

BSIMProPlus, Model Explorer, NanoExplorer, NanoSpice, NanoYield and NoisePro are registered trademarks of ProPlus Design Solutions. ProPlus Design Solutions acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins
Public Relations for ProPlus Design Solutions 
(617) 437-1822 

Email Contact 


Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Hardware Engineer for PTEC Solutions at Fremont, California
Senior CAD Engineer for Nvidia at Santa Clara, California
RF Design Engineer for Blockwork IT at San Francisco, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise