IOsemi Selects Berkeley Design Automation Analog FastSPICE™ AMS For Mixed-Signal Verification of ZEROcap™ CMOS RF Front-End Devices

AFS AMS Delivers Mixed-Signal Verification 7x Faster with Nanometer SPICE Accuracy

SANTA CLARA, Calif. — (BUSINESS WIRE) — November 12, 2013 — Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, today announced that IO Semiconductor Inc. (IOsemi), a fabless semiconductor company developing high-performance RF front-end devices for multi-band, multi-mode cellular applications, has selected the company’s Analog FastSPICE™ AMS (AFS AMS) for RF front-end mixed-signal design verification.

“We require full-circuit mixed-signal simulation of our cellular front-end devices as part of our pre-tapeout verification flow,” said Stuart Molin, CTO at IOsemi. "With AFS AMS we are able to run nanometer-accurate mixed-signal verification of our CMOS RF front-end devices up to 7x faster than our existing mixed-signal simulator. In addition, AFS AMS is very easy to setup and use –enabling a big increase in our designers’ productivity.”

The Analog FastSPICE Platform provides the world’s fastest circuit verification for nanometer analog, RF, mixed-signal, memory, and custom digital circuits. Foundry certified to 20nm, the AFS Platform delivers nanometer SPICE accuracy 5x-10x faster than traditional SPICE and 2x-6x faster than parallel SPICE simulators. For large circuits the AFS Platform delivers >10M-element capacity and the fastest mixed-signal simulation. For memory and other array-based circuits, AFS Mega™ delivers silicon-accurate simulation with >100M element capacity. For silicon-accurate characterization it includes the industry’s only comprehensive full-spectrum device noise analysis and a high-productivity Analog Characterization Environment (ACE™)—both of which deliver 5x-10x speedup over alternative approaches. Available licenses for the AFS Platform include AFS Circuit Simulator, AFS Mega, AFS Nano, AFS Transient Noise Analysis, AFS RF Analyses, AFS Co-Simulation, AFS AMS, and ACE.

“We are excited that IOsemi selected AFS AMS for their mixed-signal verification flow for advanced digitally-controlled RF front-end circuits," said Ravi Subramanian, president and CEO of Berkeley Design Automation. "Achieving best-in-class cellular front-end performance in an RF-CMOS platform is a tremendous challenge. IOsemi’s selection of AFS AMS reinforces the tremendous value the AFS Platform offers in the design and verification of advanced RF-CMOS architectures for mobile phones.”

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the world’s fastest nanometer circuit verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nanometer circuit design challenges. More than 100 companies rely on Berkeley Design Automation to verify their nanometer-scale circuits. Berkeley Design Automation was recognized as one of the 500 fastest growing technology companies in North America by revenue in 2011 and again in 2012 by Deloitte. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit http://www.berkeley-da.com.

Analog FastSPICE, AFS Mega, AFS Nano, Wavecrave, and ACE are trademarks of Berkeley Design Automation, Inc. Berkeley Design and BDA are registered trademarks of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.



Contact:

PR for Berkeley Design Automation
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior Staff Engineer for Samsung Electronics at San Jose, California
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Senior CAD Engineer for Nvidia at Santa Clara, California
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
RF Design Engineer for Blockwork IT at San Francisco, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise