Altera & Intilop to present a live demo of 10G Ultra Low latency UDP/TCP Accelerators integrated with Altera's OpenCLTM SDK at the Low Latency Summit in New York City, NY.

The 2-Server system using Intilop's UDP/TCP Accelerators and OpenCL implementing NASDAQ's OPRA feed on Stratix V FPGA delivers unprecedented performance, reduced development time & accelerated Time-to-Market.

SANTA CLARA, Calif., Nov. 6, 2013 — (PRNewswire) —  Intilop, Inc. a pioneer and a recognized leader in providing Ultra-Low latency networking Mega IP building blocks, systems and solutions, announced they will showcase Altera's SDK for OpenCL™ with their 5th Gen. SX-Series 10G Ultra-Low latency UDP/TCP Offload Core delivering sub-micro second wire-to-host latency.  The live demo will be shown in booth 302 at the Low Latency Summit taking place at Convene Center (formerly Sentry Centers), 730 3rd Avenue @ 45th Street in New York City, NY on November 12th, 2013.  

Customers will be able to use OpenCL SDK with Intilop's UDP/TCP IP-Cores for implementing complex algorithms on FPGAs that will be combining the programming language with the parallel processing capabilities to deliver significantly higher system performance and shorter development times. OpenCL for FPGAs delivers a significant productivity advantage to Intilop and its end-customers by modeling algorithms in a C-based language which are then seamlessly converted to HDL. The industry leading Ultra-low-latency 10G TCP Offload with integrated OpenCL will be available soon.

"OpenCL is an open, royalty-free standard for cross-platform, parallel programming of hardware accelerators, including CPUs, GPUs and FPGAs. Our SDK for OpenCL enables software programmers to quickly and easily use the massively parallel and power efficient architecture of an FPGA to provide algorithm and upper layer protocol acceleration," said Mike Strickland Computer & Storage Sr. Product Line Manager, Altera corporation.

"We are achieving the best synergies, with our ultra-Low latency protocol accelerators combined with Altera's robust and stable C-based OpenCL  solution that not only substantially accelerates development time of high-performance, FPGA-based complex systems, but also improves time-to-market for our customers," said Kelly Masood, CTO at Intilop corporation.

Intilop's UDP, TCP Offload engines and other solutions are targeted at end equipment-makers that provide solutions to financial markets, web servers, email servers, high-end servers in Data centers; cloud computing, Government network systems and University campus network systems.

About Intilop:
Intilop is a developer, recognized leader and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems.

Websites: www.intilop.com               www.Altera.com
Pricing and product info contact: Email Contact
Booth No. 302, Convene Center, 730 3rd Avenue @ 45th Street in New York city, NY. http://www.low-latency.com/event/low-latency-summit-2013-nyc-fall/

Intilop Corporation. 4800 Great America Blvd. Ste. 231. Santa Clara, CA 95054.  PH: 408-496-0333
OpenCL and the OpenCL logo are trademarks of Apple, Inc. used by permission by Khronos.

SOURCE Intilop

Contact:
Intilop
Web: http://www.intilop.com

Featured Video
Jobs
Hardware Engineer for PTEC Solutions at Fremont, California
Senior SOC Design Engineer for Nvidia at Santa Clara, California
RF Design Engineer for Blockwork IT at San Francisco, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Upcoming Events
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise