HEVC/H.265 4K Decoder IP and Compliance Streams, by Allegro DVT, at ARM TechCon'13

GRENOBLE, France, October 21, 2013 — (PRNewswire) —

Allegro DVT will be showcasing its innovative HEVC/H.265 products at ARM TechCon'13:

  • Main/Main10 4K@60Hz HEVC Hardware Decoder IP.
  • HEVC Compliance Streams.

Allegro DVT will demonstrate the final, immediately available, ready for tape out, version of its HEVC Main10 profile 4K@60fps video decoder IP.

The demonstration is built around an FPGA board supporting Allegro DVT's AL-HEVC-D decoding IP. This product is the industry's first fully compliant HEVC decoding IP supporting both Main / Main10 profiles, and capable of processing up to 4K resolution at 60fps.

Allegro DVT's AL-HEVC-D is a state-of-the-art hardware IP block developed to enable end products with the next generation HEVC (High Efficiency Video Coding) standards.

Allegro DVT will also demonstrate its Main/Main 10 HEVC Compliance Streams, which is the only complete solution for HEVC decoder validation, including:

  • Syntax streams: ensure that decoders support all HEVC coding tools.
  • Stress streams: test decoding speed (i.e. capability to decode worst case streams in real-time).
  • Error resilience streams: test decoders' behaviour with non-compliant streams.

Allegro DVT HEVC compliance tests streams were already licensed worldwide by more than 25 IC vendors.

Feel free to come and meet us at ARM TechCon'13, on booth #1114, 29-31 Oct 2013.

About Allegro DVT

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder silicon (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.

For more information, visit Allegro DVT's Website  http://www.allegrodvt.com or contact  Email Contact+33-4-76-42-66-85.


SOURCE Allegro DVT

Contact:
Allegro DVT

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Hardware Engineer for PTEC Solutions at Fremont, California
Senior CAD Engineer for Nvidia at Santa Clara, California
RF Design Engineer for Blockwork IT at San Francisco, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise