MoSys Demonstrates 100G Interoperability with CFP2/CPAK Modules and Support for OIF 25G Long-Reach Backplane Applications

MoSys 100G LineSpeed PHY Gearbox and Retimer ICs Support 100G Ethernet and OTN Ecosystem Using 25G, 28G Electrical Standards from OIF and IEEE

SANTA CLARA, Calif. — (BUSINESS WIRE) — October 16, 2013MoSys (NASDAQ: MOSY), a leader in semiconductor solutions that enable fast, intelligent data access for network and communications systems, participated in the recent OIF Interoperability 2013 event hosted by the Optical Internetworking Forum (OIF) and demonstrated successful connectivity and link support for CFP2 and CPAK modules, as well as for the OIF long reach standard (CEI-25G-LR), across backplanes from multiple vendors. The event featured OIF’s broadest display of live demonstrations to date and included nine demonstrations of 100G real-world implementations. MoSys participated in five of these 100G demonstrations, showcasing the industry-leading capability, interoperability and flexibility of its LineSpeed™ 100G Multi-Mode Gearbox and LineSpeed 100G Quad Retimer products.

A series of 100G CFP2/CPAK optical module interoperability demonstrations showcased both the electrical and optical ecosystem supporting 100 Gigabit Ethernet (GE) and optical transport network (OTN) rates using 100GBASE-LR4 (10km of optical fiber). In the demonstrations, MoSys’ LineSpeed 100G gearbox (MSH310) successfully interoperated across the OIF CEI-28G-VSR electrical interface to modules from Cisco, Finisar and Fujitsu to enable 10 kilometer 100G traffic. The MSH310 gearbox is a multi-mode device with flexible support for 10G, 40G and 100G interfaces and the unique capability to support both short reach and long reach connection on both the 25/28G ports, as well as the 10/11G ports.

In another series of demonstrations, MoSys’ LineSpeed 100G retimer (MSH210) was used to demonstrate OIF CEI-25G-LR electrical support for channels across backplanes from Amphenol Corporation, Molex Incorporated and others. In these demonstrations, the MSH210 retimer drives and monitors four lanes of 25.78G using a PRBS-31 pattern across each participant’s backplane, connector and daughter card platforms representing greater than 25dB of insertion loss. Traffic was run in both directions, to include NeXT and FeXT in the system.

The multi-vendor interoperability demonstrations, including MoSys’ 100G solutions, took place at the European Conference on Optical Communications (ECOC) in London under the umbrella of the Optical Internetworking Forum’s multi-vendor event, OIF Interoperability 2013 – Enabling the Next-Generation of 100G Architectures during the ECOC 2013 exhibition. "The multi-vendor demonstrations of end-to-end 100G connectivity across multiple mediums signify the industry readiness to support high-density 100G solutions,” states John Monson, MoSys VP of Marketing. "We are pleased to confirm that our innovative 100G PHY technology supports the OIF standards and industry interoperability, and welcome the opportunity to work with the OIF and member companies to enable a healthy, stable and reliable ecosystem."

The OIF white paper, Multi-Vendor Interoperability Testing of CFP2, CPAK and QSFP28 with CEI-28GVSR and CEI-25G-LR Interface, provides details about the individual vendor components and the setup of each of the nine interoperability demonstrations. The paper is available for public download at http://www.oiforum.com/public/documents/OIF-ECOC2013-WhitePaper.pdf.

MoSys® MSH310 100G gearbox and MSH210 100G quad retimer CMOS IC devices feature extended reach capabilities and small form factor to support optical transceivers, active and passive copper cable, extended line card and backplane applications at 10, 40 and 100G. MSH310 devices are offered in a 19x19 FCBGA package and the MSH210 devices are offered in a 13x13 BGA package. For information about pricing and availability, contact a local MoSys sales representative at  http://www.mosys.com/contact.php.

About MoSys, Inc.

MoSys, Inc. (NASDAQ: MOSY) is a fabless semiconductor company enabling leading equipment manufacturers in the networking and communications systems markets to address the continual increase in Internet users, data and services. The company’s solutions deliver data path connectivity, speed and intelligence while eliminating data access bottlenecks on line cards and systems scaling from 100G to multi-terabits per second. Engineered and built for high-reliability carrier and enterprise applications, MoSys’ Bandwidth Engine® and LineSpeed™ IC product families are based on the company’s patented high-performance, high-density intelligent access and high-speed serial interface technology, and utilize the company’s highly efficient GigaChip™ Interface. MoSys is headquartered in Santa Clara, California. More information is available at  http://www.mosys.com.

Bandwidth Engine and MoSys are registered trademarks of MoSys, Inc. in the US and/or other countries. GigaChip, LineSpeed and the MoSys logo are trademarks of MoSys, Inc. All other marks mentioned herein are the property of their respective owners.



Contact:

MoSys, Inc.
Kristine Perham, +1-408-418-7670
Email Contact
or
Shelton Group
Beverly Twing, +1-972-239-5119 ext. 126
Email Contact

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Hardware Engineer for PTEC Solutions at Fremont, California
Senior CAD Engineer for Nvidia at Santa Clara, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Upcoming Events
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise