Andes Leads The Industry by Reducing Power Consumption for New Embedded Devices

New Lower-Power Processor Solutions for Wearable Computing, IOT and other Power-Critical Applications

SANTA CLARA, Calif., Oct. 1, 2013 — (PRNewswire) — Andes Technology ( www.andestech.com), Asia's leading supplier of licensable processor cores, today disclosed plans for a new class of ultra-low power processor core solutions.  These products will incorporate a new technology called FlashFetch™ as well as other energy reducing innovations.  Collectively, these new capabilities are designed to meet the most demanding, power-sensitive requirements for applications such as Wearable Computing devices, IoT (Internet of Things) and other flash-memory based requirements.  Building upon Andes' successful line of performance-efficient IP cores, already in hundreds of millions of products, the company is breaking new ground by further reducing energy consumption and extending battery life to enable a new class of devices.

Speaking from TSMC's Open Innovation Platform (OIP) ecosystem conference, Andes' President, Frankwell Lin, explained: "Reducing energy consumption is a global need and we are committed to help that through innovations in performance-efficiency.  These new products enable our customers to rebalance performance and power consumption, resulting in SOCs that consume less energy to accomplish their work.  This helps extend battery life for the next generation of embedded devices – like the new Wearable Computing products that are starting to emerge."  Andes is demonstrating their entire product line at their booth at the OIP conference.

Andes new low power solutions have impact beyond the processor cores.  The techniques used allow lower speed memories to be used, saving power without sacrificing performance and also enable the creation of off-core program buffers.  Moreover, modeling application performance of is simplified with the AndesSight™ development environment.  This allows customers to experiment with alternate hardware approaches to optimize power, performance and size for their specific software.

"As the new class of SoC solutions for IoT applications becomes better defined, one trend that is emerging is the need for very low power consumption and high power efficiency in the silicon," said Rich Wawrzyniak, Sr. market Analyst at Semico Research. "Approaches and products that allow designers to realize good performance while delivering power efficiency will be well-received in the market and enjoy a large degree of success." Wawrzyniak went on to say, "the research Semico is doing today on IoT applications shows the potential for very large unit volumes in the near future to support IoT implementations in both consumer and commercial environments. Good solutions in one area have the potential of being adopted in other areas of the market and the Andes Technology use of the FlashFetch technology can impact silicon solutions aimed at these other market segments. This design solution can have a synergistic effect on Andes' growth into these newer market segments."

These new low power solutions featuring FlashFetch, COPILOT, PowerBrake and other new techniques will be discussed at the upcoming Linley Tech Processor Conference on October 16th and 17th at Hyatt Regency, Santa Clara. 

For more information about the AndesCore™ N7 Series, FlashFetch or any of our other low-power, high-performance IP cores and subsystems, please refer to www.andestech.com or contact us at Email Contact.

SOURCE Andes Technology

Contact:
Andes Technology
Janine Hsu
Phone: +886-3-6668300, ext. 614
Email Contact
Web: http://www.andestech.com

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Innovations from the 2024 TSMC Technology Symposium
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Real Intent’s Prakash Narain on Growing into Management Role
Jean-Marie BrunetSiemens EDA
by Jean-Marie Brunet
Facing a New Age of IC Design Challenges Part 1
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior Staff Engineer for Samsung Electronics at San Jose, California
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Senior CAD Engineer for Nvidia at Santa Clara, California
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
RF Design Engineer for Blockwork IT at San Francisco, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise