Altera Demonstrates Solutions for Enabling OTN Systems Beyond 100G at OFC 2013

Comprehensive Portfolio of OTN, Ethernet and Interlaken IP Addresses Complex Issues Associated with 400-Gbps and 500-Gbps Systems

SAN JOSE, Calif., March 14, 2013 — (PRNewswire) — Altera Corporation (NASDAQ: ALTR) today announced it will demonstrate how its FPGA-based solutions are shaping the future of OTN applications at the Optical Fiber Communication Conference and Exposition (OFC) and the National Fiber Optic Engineers Conference (NFOEC) in Anaheim, Calif. on March 19March 21, 2013. Altera is enabling the industry's evolution beyond 100G by delivering solutions not possible in ASSPs with increased levels of performance, integration and flexibility. Altera's comprehensive portfolio of OTN, Ethernet and Interlaken IP and the industry's highest performance 28 nm Stratix® V GT FPGAs will be on display in the Altera booth #3357. Altera technical experts will showcase the company's latest OTN-based solutions and spotlight how the company is addressing the complex issues associated with applications beyond 100G, including 400-Gbps Ethernet and 500-Gbps Interlaken.

What:

Optical Fiber Communication Conference and Exposition (OFC) and the National Fiber Optic Engineers Conference (NFOEC)

When:

Tuesday, March 19, to Thursday, March 21, 2013

Where:

Booth #3357, Anaheim Convention Center, Anaheim, Calif.

Technologies showcasing Altera solutions shaping the future of OTN include:

Industry leading OTN IP Solutions

  • A 100G 2-stage ODUMux architecture which provides a hybrid OTN/packet switching solution in a single FPGA for Packet Optical Support Systems. Altera will be demonstrating industry-leading OTN muxing capabilities and will showcase architectures beyond 100G.

Stratix V GT FPGA Interoperability with CFP2 Optical Modules

  • This demonstration will showcase the interoperability of a Stratix V GT FPGA with Finisar CFP2 modules. CFP2 interfaces allow equipment providers to design systems with up to 2.5X the density and 50 percent the power per 100 Gbps port compared to previous generation designs. Integrating Stratix V GT FPGAs with CPF2 optical modules enable developers of transmission and networking applications to significantly scale up bandwidth without increasing power or rack space.

OTN Partial Reconfiguration Using Stratix V GT FPGAs

  • This demonstration shows client ports being partially reconfigured in a Stratix V GT FPGA in order to support multiple standards without impacting traffic on other ports in the FPGA. Using partial reconfiguration allows developers to reduce the overall costs, power and board space of their OTN solutions.

High-speed Transceiver and Backplane Demonstration

  • This demonstration provides a complete link for routing signals across high-speed backplanes located within a rack and then processing/aggregating data within the FPGA fabric before sending over 28 Gbps transceiver links connected to optical engines. The demonstrations showcases the Stratix V GT FPGA's industry-leading signal integrity capabilities and transceiver technology driving high-speed electrical interconnect in optical transport systems. 

About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGAs, SoCs, CPLDs and ASICs at www.altera.com. Follow Altera via Facebook, RSS and Twitter, and by subscribing to product update emails and newsletters.

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other trademarks and service marks are the property of their respective holders as described at www.altera.com/legal.

Editor Contacts:
Jennifer Van Every
Altera Corporation
(408) 544-7664
Email Contact

SOURCE Altera Corporation

Contact:
Altera Corporation
Web: http://www.altera.com

Featured Video
Latest Blog Posts
Vijay ChobisaSiemens EDA
by Vijay Chobisa
The Rise of Custom Acceleration
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Nomination Deadline for Phil Kaufman Award and Hall of Fame: June 30
Jobs
Hardware Engineer for PTEC Solutions at Fremont, California
Senior Hardware Engineer IV – CA for Ampex Data Systems Corporation at Hayward, California
Senior DPU System Application Engineer for Nvidia at Santa Clara, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior Post Silicon Hardware Engineer for Nvidia at Santa Clara, California
Upcoming Events
SemiconWest - 2024 at Moscone Center San Francisco CA - Jul 9 - 11, 2024
Flash Memory 2024 Conference & Expo FMS2024 at Santa Clara Convention Center Santa Clara CA - Aug 6 - 8, 2024
SEMICON Taiwan 2024 at Taipei Nangang Exhibition Center Taipei Taiwan - Sep 4 - 6, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise