"2010: Easier Statistical Timing Analysis", Ruben Molina Extreme DA

"New ConnX D2 DSP Engine", Chris Rowen, CTO Tensilica

	Gabe Moretti EDA Weekly Static Timing Analysis Is Not Staying Static Static timing analysis (STA) has been around more than 30 years. However, in the last fifteen years its importance has grown to …
Archived Weeklys

	Mark Gilbert Careers Corner A Must Read for Companies and Candidates…”My thoughts on BOTH sides of INTERVIEWING”… DVCON, the HOT LITTLE Show!
Archived Carrers Corner

	Dr. Russ Henke EDA & IP Commentary Electronics IP Industry – A February 2010 Update
Archived Commentary

FPGA Floorplanning

MT-011: Find Those Elusive ADC Sparkle Codes and Metastable States

MT-021: ADC Architectures II: Successive Approximation ADCs

 IP Search

Find detailed information about thousands of commercially available IP blocks from more than 230 suppliers.

Automated Assembly and IP Integration Techniques for SoCs, Atrenta Platform-based methodology is projected to become the dominant approach for SoC design in the very near future. Automated assembly techniques equally will become …

Advanced On-chip-variation Timing Analysis for Nanometer Designs, Part II, Incentia Traditional on-chip-variation (OCV) using a constant derating factor may impose unnecessary performance penalties on nanometer designs. These penalties …

Real Intent Overview, Real Intent, Inc. DAC 2009 Celebrating Growth in Technology and Business

ActiveDesign Presentation, Jasper Design Automation Jasper Design Automation, provider of the most advanced formal technology solutions available today, introduces ActiveDesign with Behavioral …

Management IntroductionCompany Presence Product Overview, Real Intent, Inc. Real Intent offers automatic verification solutions using innovative formaltechniques in an easy to use methodology, solving critical problems with …