"2010: Easier Statistical Timing Analysis", Ruben Molina Extreme DA

"10th Anniversary", Prakash Narain Real Intent at DVCon

	Russ Henke EDA Weekly Agilent EEsof EDA – Part I :After devoting the first three issues of EDA Weekly under this writer's byline to "The Role of Business …
Archived Weeklys

	Mark Gilbert Careers Corner Three cheers for 2010!!! Is there anyone not cheering the end of 2009? Fact is 2009 ended strong, and prospects for 2010 look even better…
Archived Carrers Corner

	Dr. Russ Henke EDA & IP Commentary EDA Industry Update December 2009 -- What did the Last Quarter Bring?
Archived Commentary

FPGA Floorplanning

MT-051: Current Feedback Op Amp Noise Considerations

MT-041: Op Amp Input and Output Common-Mode and Differential Voltage Range

 IP Search

Find detailed information about thousands of commercially available IP blocks from more than 230 suppliers.

Advanced On-chip-variation Timing Analysis for Nanometer Designs, Part II, Incentia Traditional on-chip-variation (OCV) using a constant derating factor may impose unnecessary performance penalties on nanometer designs. These penalties …

Combining Low Pin Count Test with Scan Compression Dramatically Reduces Test Interface and Cost, Mentor Graphics The manufacturing test process for ICs is increasing in cost and effort to keep up with rigorous quality standards, complexity of newer designs …

Prototron Circuts Corporate Presentation, Prototron Circuits Prototron Circuits is the leading prototype and quick-turn printed circuit board manufacturer providing time to market solutions to industry leaders. …

JasperGold® Presentation, Jasper Design Automation Jasper formal verification technology delivers compelling benefits throughout the entire SoC design flow, from RTL debug through verification and …

Management IntroductionCompany Presence Product Overview, Real Intent, Inc. Real Intent offers automatic verification solutions using innovative formaltechniques in an easy to use methodology, solving critical problems with …